Example synthesis of 734.3133739 Mhz, with 12 bit math/delay Increment value = (2^12 *1000MHz/734.3133739MHz) - 2^12

Increment Value = 1482

Falling Edge Accumulator Start Value = (50% of (1000MHz/734.3133739MHz)*2^12)= 2789

Rising Edge								
Accumulator	Overflow bits	Base Accumulator	Equilvalent Delay from Nearest Ref Edge (deg)	Total Effective Delay (deg)				
(0	0	0	0				
1482		1482	130.25					
2964		2964	260.51	980.51				
4446		350	30.76					
1832		1832						
3314		3314						
4796	3 1	700	61.52					
2182	2 0	2182	191.78					
3664	1 0	3664	322.03	1				
5146	3 1	1050	92.29	4412.29				
2532	2 0	2532						
4014	1 0	4014						
5496	5 1	1400						
2882	2 0	2882	253.3	6373.3				
4364	1 1	268	23.55	6863.55				
1750	0 0	1750	153.81					
3232		3232	284.06	7844.06				
4714	1 1	618	54.32	8334.32				
210			184.57	8824.57				
3582	2 0	3582	314.82	9314.82				
5064		968	85.08	9805.08				
2450	0 0	2450	215.33	10295.33				
393	2 0	3932	345.59	10785.59				
541		1318	115.84	11275.84				
280		 		11766.09				
428								
166				+				

Falling Edge								
Accumulator		Overflow bits		Base Accumulator	Fquilvalent Delay from Nearest Ref from Geg from Searest Ref Fdge (deg)	Total Effective Delay (deg)		
278	39		0	2789	245.13	245.13		
427	71		1	175	15.38	735.38		
165	57		0	1657	145.63			
313			0	3139	275.89			
462	21		1	525	46.14			
200) 7		0	2007	176.4			
348	39		0	3489	306.65	3186.65		
49	71		1	875	76.9	3676.9		
23	57		0	2357	207.16	4167.16		
383			0	3839	337.41	4657.41		
532	21		1	1225	107.67	5147.67		
270	07		0	2707	237.92	5637.92		
418	39		1	93	8.17	6128.17		
15	75		0	1575	138.43	6618.43		
30	57		0	3057	268.68	7108.68		
45	39		1	443	38.94	7598.94		
19:	25		0	1925	169.19	8089.19		
34	07		0	3407	299.44			
48	89		1	793	69.7	9069.7		
22	75	. :	0	2275	199.95	9559.95		
37			0	3757	330.21	10050.21		
52			1	1143	100.46	10540.46		
26			0	2625	230.71	11030.71		
41	_		1	11	0.97	11520.97		
.14		8	0	1493	131.22	12011.22		
29			0			12501.47		
44			1	361	31.73	12991.73		